Jason Zebchuk
Jason Zebchuk
Verified email at eecg.toronto.edu
.
Title
Cited by
Cited by
Year
A tagless coherence directory
J Zebchuk, V Srinivasan, MK Qureshi, A Moshovos
Proceedings of the 42nd Annual IEEE/ACM International Symposium on …, 2009
1802009
A framework for coarse-grain optimizations in the on-chip memory hierarchy
J Zebchuk, E Safi, A Moshovos
40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO …, 2007
782007
Multi-grain coherence directories
J Zebchuk, B Falsafi, A Moshovos
2013 46th Annual IEEE/ACM International Symposium on Microarchitecture …, 2013
572013
Methods of cache preloading on a partition or a context switch
HW Cain III, V Srinivasan, J Zebchuk
US Patent 9,529,723, 2016
342016
A dual grain hit-miss detector for large die-stacked DRAM caches
M El-Nacouzi, I Atta, M Papadopoulou, J Zebchuk, NE Jerger, ...
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 89-92, 2013
182013
RECAP: A region-based cure for the common cold (cache)
J Zebchuk, HW Cain, X Tong, V Srinivasan, A Moshovos
2013 IEEE 19th International Symposium on High Performance Computer …, 2013
132013
Evaluating the memory system behavior of smartphone workloads
G Narancic, P Judd, D Wu, I Atta, M Elnacouzi, J Zebchuk, J Albericio, ...
2014 International Conference on Embedded Computer Systems: Architectures …, 2014
122014
Re-examining cache replacement policies
J Zebchuk, S Makineni, D Newell
2008 IEEE International Conference on Computer Design, 671-678, 2008
92008
Regiontracker: A case for dual-grain tracking in the memory system
J Zebchuk, A Moshovos
Technical report, Computer Group, University of Toronto, 2006
72006
Boat hook attachment
GA Darling, IL Olson
US Patent 6,739,275, 2004
52004
RegionTracker: Using dual-grain tracking for energy efficient cache lookup
J Zebchuk, A Moshovos
Workshop on Complexity Effective Design, co-located with the Int’l Symp. on …, 2006
32006
Teaching old caches new tricks: Regiontracker and predictor virtualization
I Burcea, J Zebchuk, A Moshovos
2009 IEEE Pacific Rim Conference on Communications, Computers and Signal …, 2009
22009
Methods of cache preloading on a partition or a context switch
HW Cain III, V Srinivasan, J Zebchuk
US Patent 10,963,387, 2021
2021
Methods of cache preloading on a partition or a context switch
HW Cain III, V Srinivasan, J Zebchuk
US Patent 9,804,967, 2017
2017
Reducing the Area and Energy of Coherence Directories in Multicore Processors
J Zebchuk
2013
A Building Block for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy
J Zebchuk, A Moshovos
IEEE Computer Architecture Letters 6 (2), 33-36, 2007
2007
REGIONTR4CKER: A FR4MEWORK FOR COARSE-GRAIN OPTIMZ4TIONS IN THE ON-CHIP MEMORY HIERARCHY
J Zebchuk
University of Toronto, 2007
2007
The system can't perform the operation now. Try again later.
Articles 1–17