Siddharth Garg
Siddharth Garg
Подтвержден адрес электронной почты в домене - Главная страница
Badnets: Identifying vulnerabilities in the machine learning model supply chain
T Gu, B Dolan-Gavitt, S Garg
arXiv preprint arXiv:1708.06733, 2017
Fine-pruning: Defending against backdooring attacks on deep neural networks
K Liu, B Dolan-Gavitt, S Garg
International Symposium on Research in Attacks, Intrusions, and Defenses …, 2018
Securing computer hardware using 3d integrated circuit ({IC}) technology and split manufacturing for obfuscation
F Imeson, A Emtenan, S Garg, M Tripunitara
22nd {USENIX} Security Symposium ({USENIX} Security 13), 495-510, 2013
The EDA challenges in the dark silicon era: Temperature, reliability, and variability perspectives
M Shafique, S Garg, J Henkel, D Marculescu
Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014
Integrated Circuit (IC) Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes.
M El Massad, S Garg, MV Tripunitara
NDSS, 1-14, 2015
Cherry-picking: Exploiting process variations in dark-silicon homogeneous chip multi-processors
B Raghunathan, Y Turakhia, S Garg, D Marculescu
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 39-44, 2013
Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators
J Zhang, K Rangineni, Z Ghodsi, S Garg
Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018
Safetynets: Verifiable execution of deep neural networks on an untrusted cloud
Z Ghodsi, T Gu, S Garg
arXiv preprint arXiv:1706.10268, 2017
Hades: Architectural synthesis for heterogeneous dark silicon chip multi-processors
Y Turakhia, B Raghunathan, S Garg, D Marculescu
2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-7, 2013
Verifiable asics
RS Wahby, M Howald, S Garg, A Shelat, M Walfish
2016 IEEE Symposium on Security and Privacy (SP), 759-778, 2016
Dark silicon as a challenge for hardware/software co-design: Invited special session paper
M Shafique, S Garg, T Mitra, S Parameswaran, J Henkel
Proceedings of the 2014 International Conference on Hardware/Software …, 2014
Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator
JJ Zhang, T Gu, K Basu, S Garg
2018 IEEE 36th VLSI Test Symposium (VTS), 1-6, 2018
Reverse engineering camouflaged sequential circuits without scan access
M El Massad, S Garg, M Tripunitara
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 33-40, 2017
Exploiting process variability in voltage/frequency control
S Herbert, S Garg, D Marculescu
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (8 …, 2011
Variability-aware dark silicon management in on-chip many-core systems
M Shafique, D Gnad, S Garg, J Henkel
2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 387-392, 2015
Learning the optimal operating point for many-core systems with extended range voltage/frequency scaling
DC Juan, S Garg, J Park, D Marculescu
2013 International Conference on Hardware/Software Codesign and System …, 2013
Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: A system-level perspective
S Garg, D Marculescu, R Marculescu, U Ogras
Proceedings of the 46th Annual Design Automation Conference, 818-821, 2009
3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs
S Garg, D Marculescu
2009 10th International Symposium on Quality Electronic Design, 147-155, 2009
Shielding and securing integrated circuits with sensors
D Shahrjerdi, J Rajendran, S Garg, F Koushanfar, R Karri
2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 170-174, 2014
Threshold-dependent camouflaged cells to secure circuits against reverse engineering attacks
MIM Collantes, M El Massad, S Garg
2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 443-448, 2016
В данный момент система не может выполнить эту операцию. Повторите попытку позднее.
Статьи 1–20