Follow
Yuan Zhou
Yuan Zhou
Amazon Web Services
Verified email at amazon.com
Title
Cited by
Cited by
Year
Channel gating neural networks
W Hua, Y Zhou, CM De Sa, Z Zhang, GE Suh
Advances in Neural Information Processing Systems 32, 2019
1942019
Rosetta: A realistic high-level synthesis benchmark suite for software programmable FPGAs
Y Zhou, U Gupta, S Dai, R Zhao, N Srivastava, H Jin, J Featherston, ...
Proceedings of the 2018 ACM/SIGDA International Symposium on Field …, 2018
1382018
Fast and accurate estimation of quality of results in high-level synthesis with machine learning
S Dai, Y Zhou, H Zhang, E Ustun, EFY Young, Z Zhang
2018 IEEE 26th Annual International Symposium on Field-Programmable Custom …, 2018
1192018
HeteroCL: A multi-paradigm programming infrastructure for software-defined reconfigurable computing
YH Lai, Y Chi, Y Hu, J Wang, CH Yu, Y Zhou, J Cong, Z Zhang
Proceedings of the 2019 ACM/SIGDA International Symposium on Field …, 2019
1022019
PRIMAL: Power inference using machine learning
Y Zhou, H Ren, Y Zhang, B Keller, B Khailany, Z Zhang
Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019
692019
Boosting the performance of CNN accelerators with dynamic fine-grained channel gating
W Hua, Y Zhou, C De Sa, Z Zhang, GE Suh
Proceedings of the 52nd Annual IEEE/ACM international symposium on …, 2019
522019
A new approach to automatic memory banking using trace-based address mining
Y Zhou, KM Al-Hawaj, Z Zhang
Proceedings of the 2017 ACM/SIGDA International Symposium on Field …, 2017
402017
Logic synthesis meets machine learning: Trading exactness for generalization
S Rai, WL Neto, Y Miyasaka, X Zhang, M Yu, Q Yi, M Fujita, GB Manske, ...
2021 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2021
292021
Heteroflow: An accelerator programming model with decoupled data placement for software-defined fpgas
S Xiang, YH Lai, Y Zhou, H Chen, N Zhang, D Pal, Z Zhang
Proceedings of the 2022 ACM/SIGDA International Symposium on Field …, 2022
222022
A-QED verification of hardware accelerators
E Singh, F Lonsing, S Chattopadhyay, M Strange, P Wei, X Zhang, Y Zhou, ...
2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020
102020
Distilling arbitration logic from traces using machine learning: A case study on NoC
Y Zhou, H Wang, J Yin, Z Zhang
2021 58th ACM/IEEE Design Automation Conference (DAC), 55-60, 2021
22021
Raf: Holistic compilation for deep learning model training
CH Yu, H Fan, G Huang, Z Jia, Y Liu, J Wang, Z Zheng, Y Zhou, H Shen, ...
arXiv preprint arXiv:2303.04759, 2023
12023
Trace-Based Learning for Agile Hardware Design and Design Automation
Y Zhou
2021
The system can't perform the operation now. Try again later.
Articles 1–13